

Notice of References Cited	Application/Control No. 09/538,954	Applicant(s)/Patent Under Reexamination ELLISON ET AL.	
	Examiner David Y. Jung	Art Unit 2134	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-			
	B	US-			
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	T-Rex, a blade packaging architecture for mainframe servers;Katopis, G.A.; Becker, W.D.; Harrer, H.H.;Advanced Packaging, IEEE Transactions on; Volume 28, Issue 1, Feb. 2005 Page(s):24 - 31
	V	Emulation techniques for microcontrollers with internal caches and multiple execution units Melear, C.; WESCON/97. Conference Proceedings 4-6 Nov. 1997 Page(s):544 - 553
	W	An easy-to-use approach for practical bus-based system design Chung-Ho Chen; Feng-Fu Lin; Computers, IEEE Transactions on Volume 48, Issue 8, Aug. 1999 Page(s):780 - 793
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.